The reduction of the dislocation density in relaxed SiGe/Si heterostructures using a low-temperature Si͑LT-Si͒ buffer has been investigated. We have shown that a 0.1 m LT-Si buffer reduces the threading dislocation density in mismatched Si 0.85 Ge 0.15 /Si epitaxial layers as low as ϳ10 4 cm
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SiGe/Si heterostructures have gained considerable attention for both electronic and optoelectronic applications due to their compatibility with existing Si technology. [1] [2] [3] [4] [5] In particular, there are device applications where a strained Si channel layer of a field-effect transistor needs to be grown on relaxed SiGe to produce a type II heterostructure band lineup. Producing relaxed, nearly defect-free SiGe alloys has been difficult due to the 4% mismatch between Si and Ge. Above the critical thickness, threading dislocations form in the SiGe epilayer, resulting in material degradation and poor device performance. 6 Both superlattices and step-graded layers have been used as techniques to reduce the strain energy while minimizing threading dislocations. [7] [8] [9] [10] [11] [12] [13] While some reduction was obtained, [7] [8] [9] the dislocation densities are still too high (ϳ10 9 cm
Ϫ2
) for any practical device application. Recent reports indicate that the use of amorphous, polycrystalline, and low-temperature buffer layers can significantly reduce dislocation densities in nitride, InAlAs/InP, and SiGe technologies. [14] [15] [16] We have investigated the use of a low-temperature Si ͑LT-Si͒ buffer layer for reducing the threading dislocation density in relaxed SiGe heterostructures. We report the characterization of these heterostructures grown by both gas-source molecular beam epitaxy ͑GSMBE͒ and ultrahigh vacuum chemical vapor deposition ͑UHV-CVD͒, and of heterojunction bipolar transistors ͑HBTs͒ using LT-Si buffers.
A number of relaxed SiGe samples with and without the LT-Si buffer layer were grown by GSMBE. Pure Si 2 H 6 and solid Ge were used as source materials. The samples were grown on ͑100͒ p ϩ Si substrates. Each sample consists of a 0.1 m Si layer grown at 700°C followed by a 0.1 m LT-Si buffer layer grown at 450°C. A 0.5 m Si 0.85 Ge 0.15 layer was then grown at 570°C. Growth of the entire structure was monitored by in situ reflection high-energy electron diffraction measurements. The image displayed a streaked (2ϫ1) pattern during growth of Si at 700°C, which turned spotty during growth of the LT-Si buffer layer. The streaked pattern was restored after a few monolayers of growth of SiGe at 570°C. The control sample consists of a 0.1 m Si layer also grown at 700°C followed by a 0.5 m without the LT-Si buffer layer. It is evident in the sample with the LT-Si buffer layer, Fig. 1͑b͒ , most or all of the threading dislocations are prevented from propagating into the SiGe layer. These results, along with an examination by plan-view imaging of the same structure, indicate that the threading dislocation density is р10 4 Motivated by these results, we then examined the effectiveness of the LT-Si buffer layer for several relaxed Si 1Ϫx Ge x samples with varying x grown on ͑100͒ p ϩ Si substrates by UHV-CVD. Ultralarge scale integration grade silane ͑100%͒ and germane ͑10% in helium͒ were used as material gas sources. The samples consist of an initial 0.2 m LT-Si buffer layer grown at 425°C followed by 0.7 m Si 0.7 Ge 0.3 and Si 0.6 Ge 0.4 , respectively, grown at 525°C. Bright field ͑200͒ cross-section and ͑022͒ plan-view imaging of the Si 0.7 Ge 0.3 sample, shown in Figs. 2͑a͒ and 2͑b͒ , indicate a near defect-free SiGe region. The bright field ͑022͒ plan-view image of the same sample, shown in Fig. 2͑b͒ , indicates that the dislocations are contained within the LT-Si buffer layer. For higher ͑40%͒ Ge containing samples, as shown in Fig. 2͑c͒ , optimization of the LT-Si buffer layer thickness for minimizing the threading dislocation density is under investigation.
Double crystal x-ray measurements of the Si 0.85 Ge 0.15 layer without and with LT-Si buffer layers show that the width ͑full width at half-maximum͒ of the rocking curve corresponding to the alloy peak is reduced from 450 arc s to 371 arc s, respectively.
The mechanism for threading dislocation reduction is still under investigation. We suspect that because of the low growth temperature, a large number of point defects are generated in the LT-Si buffer layer. As the misfit dislocations propagate through the LT-Si layer, they become trapped by the defects and are annihilated.
From Fig. 1͑b͒ , one should note the existance of threading dislocations in the substrate region just below the LT-Si buffer layer. We believe that the threading dislocations found deep inside the substrate are generated from the activation of Frank-Read sources, which can relieve the strain in the SiGe epilayer. 18 The bowing mechanism is also observed in samples using graded layers and superlattices to relieve strain. 10, 19 We have grown and fabricated preliminary SiGe/Si n -p -n HBTs with LT-Si buffer layers. The complete heterostructure is shown in Fig. 3͑a͒ . It can be seen that the active region of the structure is defect-free although the area of 10ϫ10 m 2 is shown in Fig. 3͑b͒ . The dc current gain is ϳ6 and the breakdown voltage is more than 10 V. The V ce offset voltage is ϳ1.5 V and the Early voltage is approximately 1000 V.
Recent reports have shown that higher electron mobilities are measured in strained Si grown on relaxed SiGe than in bulk Si due to band splitting at the SiGe/Si heterojunction. 20, 21 Strained Si surface channel n-metaloxide-semiconductor field-effect transistors grown on re- laxed SiGe, which exploit the LT-Si buffer layer are being investigated.
In conclusion, we have investigated a new defect density reduction method for SiGe heterostructures that uses a LT-Si buffer layer. Both gas-source MBE and UHV-CVD technologies have demonstrated threading dislocation densities as low as 10 4 cm
. Preliminary SiGe/Si n -p -n HBTs exploiting the LT-Si buffer layer have been grown and fabricated.
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